Abstract-Device scaling has been a subject of research for both optoelectronics and electronics. In order to investigate the electronic properties of scaled devices we studied lateral p-i-n structures using thin silicon on insulator (SOI) or poly-Si layers of varying dimension. With the help of these structures we try to explain the size dependencies on electronic transport properties. Further, we also propose a new device concept called charge plasma diode.
I. INTRODUCTION
Silicon p-i-n devices have been investigated by many groups extensively for power applications and as light emitting devices [1, 2] . In most of the applications the diodes are made using SOI wafers and a long intrinsic region is used which helps to provide unique properties like low and constant capacitance, high breakdown voltage in reverse bias and better controllability over device resistance [3] . For our studies we used p-i-n diodes with thin intrinsic region and uniform field to investigate avalanche behavior. For scaled down devices, the intrinsic region becomes thinner and less wide. This results in improvement of mobility, power consumption, etc [3] . However one misses to understand the importance of scaling other device parameters which would affect the overall behavior of the diode. One of the important parameter is the effect of the thick BOX layer and the gate beneath the substrate on device characteristics in forward and reverse mode. We try to investigate this effect and hint at possible solutions for the same. The other interesting effect is that of band gap widening in very thin silicon layers [4, 5] . In this work we show that the breakdown voltage decreases with decrease in silicon layer thickness. However, we find that the breakdown voltage begins to increase for layer thicknesses of around 10-nm. This we think is due to quantum confinement in very thin layers. The basic idea is that a decrease in thickness of the silicon layer causes an increase in separation of energy levels. This further increases the voltage Fig. 2(a) shows the schematic of p-i-n device with doped anode and cathode regions on an SOI wafer. The anode "A" has p-type doping and cathode "C" has n-type doping. The intrinsic region in between is lowly doped p-type. Fig. 2(b) shows the schematic of our novel "charge plasma" (CP) diode. Metal M1 has a workfunction higher than silicon and metal M2 has a lower workfunction. This workfunction difference helps to induce p+ or n+ regions in the intrinsic silicon layer. The silicon dioxide layer on top of silicon is optional.
at which electron-hole (e-h) pairs can be formed due to impact ionization in the allowed conduction states and hence an increase in breakdown of the intrinsic silicon region ( fig. 1 ). We make use of two types of p-i-n diodes in order to study these interesting effects. intrinsic region in between. The workfunctions and layer thicknesses are chosen such that an electron plasma is formed on one side of the silicon body and a hole plasma on the other, i.e. a CP p-n diode is formed. The metal gates are optionally isolated from the top of the body with a dielectric layer and each form a contact at both sides of the silicon body. The paper is divided into two parts. The first part discusses results obtained from p-i-n diodes with doped anode and cathode regions and thinned SOI region. In the second part we discuss results of our novel CP diode.
II. P-I-N DIODE

Experimental
The fabrication of p-i-n diodes are carried out at our in house research lab. A field emission scanning electron microscope (LEO 1550 HRSEM) was used to characterize the obtained features in every step of the process. The detailed process flow for fabricating p-i-n diodes with doped source and drain contacts had been described elsewhere [6] . 
Characterization and discussion
We began by investigating experimentally obtained p-i-n diodes with doped anode and cathode regions and intrinsic region thicknesses 150-nm, 27-nm and 19-nm. The intrinsic region has an area of 5x60 microns. The transmission electron microscopy (TEM) image of a p-i-n device of 27-nm-thick intrinsic region is shown in fig. 3 . The layout of 150-nm device is the same except that there is no thinning in the intrinsic region. In the following lines we will discuss the close agreement observed between simulations and measurement data of these devices. In all the measurements the substrate is grounded. In the forward bias mode the anode/p + is biased from 0 to 2-V and cathode/n + is at 0-V. Fig.  4 shows the forward bias characteristics of diodes with different intrinsic region thicknesses. As expected the ratio of currents in the diffusion region (~0.7-V) is proportional to the ratio of thicknesses of the intrinsic regions and the slope of the I-V curve is around 110-mV/dec. Fig. 5 shows the reverse breakdown characteristics wherein the cathode/n + region is swept from 0 to 30-V and the anode/p + is at 0-V. It can be seen that the breakdown voltage of the 150-nm thick device is around 30-V and this voltage decreases as the thickness of the intrinsic region decreases. It is expected however that the breakdown voltage for a 5-μm long intrinsic silicon region is around 100-V [7] . This can be explained as follows. The critical field at the breakdown (E c ) in silicon is around 2x10 5 V/cm. Since the electric field in a p-i-n diode is uniformly distributed the breakdown voltage (BV) equals E c .L. The breakdown voltages are lowered in our devices due to the fact that the vertical field across the buried oxide (BOX) becomes higher than the lateral field across the intrinsic region thereby causing the breakdown near the BOX -n + . Further, the breakdown voltage reduces with decrease in silicon layer thickness. where, E max,x = maximum field in lateral direction E max,y = maximum field in vertical direction C si = Capacitance of Silicon p-i-n diode per unit area C ox = Capacitance of BOX layer per unit area İ si = permittivity of silicon and oxide t ox , t si = thickness of silicon and oxide layer L = length of intrinsic silicon layer A si = area of p-i-n diode A ox = effective area oxide capacitance
Hence the influence of the vertical field can be reduced only by increasing the BOX layer thickness or decreasing the length of the intrinsic region or probably by using silicon fin or nanowire structures with high aspect ratios. Now, from our characterization experiments it is clear that in order to visualize quantum confinement or band gap widening effect it is imperative to move to smaller thicknesses of the intrinsic region. We fabricated and characterized gated p-i-n diodes with intrinsic region thicknesses of around 10-nm. It must be noted that our ultra-thin silicon devices (<=10-nm) were gated due to the processing techniques employed in achieving such thin intrinsic silicon regions. 5 ). From the characteristics we observe an increase in the breakdown voltage w.r.t. 10-nm devices and this voltage is found to be higher than in 150-nm p-i-n devices. This interesting behavior we assume could be due to quantum confinement induced band gap widening effect in thin silicon layers. The decrease in silicon layer thickness to 10-nm resulted in separation of energy bands and this in turn makes it difficult for an electron to jump to one of the allowed states. This means that very high energy is needed to knock out electrons from the lattice to form e-h pairs resulting in higher breakdown voltages ( fig. 1 ). Quantum confinement had been observed in intrinsic silicon layers of <=10-nm earlier [8] . However, to our knowledge this is the first time an observation of increase in breakdown voltage in ultra-thin silicon p-i-n diodes has been made. We hope to investigate this effect more thoroughly in our future studies. The same set of experiments performed using silicon p-i-n diodes with doped anode and cathode regions can be done with CP diodes.
III. CHARGE PLASMA (CP) DIODE
Experimental
The CP diode was briefly introduced in section 1 of this paper. The schematic of such a diode is as depicted in fig. 2b . The processing steps for the CP diode with metal anode and cathode contacts are presented in fig. 7 . Fig. 7 shows the process flow to fabricate CP diodes. Metals M1 and M2 are chosen in such a way that one metal has a workfunction higher than silicon and the other has lower. Table 1 .1 summarizes the list of available metals that we find interesting to be used as contact metal 1/metal 2. The metals on the left have work function higher than Si and those on right have lower work function lower work function. The main advantages of these devices are low temperature budget and no dopant implantation is necessary in thin silicon layers. φ and hence a CP p-n junction is formed. The current is strongly controlled by the gates. When the charge carrier concentration is low, the Schottky barrier height of the metal gate effectively determines the current. On the other hand when the charge carrier concentration is high, the charge carrier concentration determines the current. In order to determine the current densities that one could expect from such a device, we simulated a simple p-n diode contacted by metals of different work functions and also compared it with conventional symmetrical and asymmetrical p-n junctions. The simulation results are shown in fig. 8 . The work function of the anode in the CP p-n junction was varied between 4.9 V and 5.6 V and the doping concentration in the conventional symmetrical p-n junction has been simulated for 10 14 , 10 17 and 2.5•10 19 cm -3 . In the asymmetrical p-n junction on one side of the doping has been varied and at the other side of the junction a doping concentration of 10 19 cm -3 has been taken. So, from the simulations we find that current densities of very high magnitude can be achieved by simply varying the work functions and distance between the metal contacts. We fabricated few test devices using poly-Si on top of grown oxide instead of SOI and contacted them with high work function metal (Pd) on one side and low work function metal (TiW) on the other. Fig. 9 shows microscope image of a fabricated device. A thorough investigation of our devices is yet to be made and is an ongoing work. 
Characterization and discussion
IV. CONCLUSION
We propose two types of p-i-n diodes, one of which is novel, to study the size dependencies on electronic transport properties. We have shown the relation between thinning of the intrinsic region of a silicon p-i-n diode on the forward currents and on the reverse breakdown voltages. Further, from our experiments it is clear that using a thick BOX layer or an intrinsic region with smaller length is required for obtaining a uniform electric field. Despite this fact, we have experimentally shown increase in breakdown due to quantum confinement in ultra-thin silicon layers of around 10-nm. In our future studies a more in-depth analysis into these effects in layers thinned in both 1 and 2-dimension (fins) for both type of diodes will be made.
